This article reviews our recent progress on ultra-high density nanowires (NWs) array-based electronics. The superlattice nanowire pattern transfer (SNAP) method is utilized to produce aligned, ultra-high density Si NW arrays. We fi rst cover processing and materials issues related to achieving bulk-like conductivity characteristics from 10 20 nm wide Si NWs. We then discuss Si NW-based fi eld-effect transistors (FETs). These NWs & NW FETs provide terrifi c building blocks for various electronic circuits with applications to memory, energy conversion, fundamental physics, logic, and others. We focus our discussion on complementary symmetry NW logic circuitry, since that provides the most demanding metrics for guiding nanofabrication. Issues such as controlling the density and spatial distribution of both p-and n-type dopants within NW arrays are discussed, as are general methods for achieving Ohmic contacts to both p-and n-type NWs. These various materials and nanofabrication advances are brought together to demonstrate energy effi cient, complementary symmetry NW logic circuits.
Introduction
Nanowires (NWs) are a new class of materials that are often classifi ed as structures with a width that can range from a few to tens of nanometers, and with a length that exceeds the width by at least two orders of magnitude [1 3] . NWs provide alternatives to structures that can be fabricated using lithographic top-down patterning, and are viewed as potential materials for enabling the continued size scaling of electronic devices [4] . In addition, the ability to fabricate high quality semiconductor or metallic NWs opens up a host of unique physical properties for investigation and exploitation. These include plasmonic effects [5] , quantum confi nement effects [6] , and phononic effects [7] . In addition, the intrinsically large surface-to-volume ratio characteristic of all NWs provides new scientific opportunities as well [8, 9] . These various effects and their associated applications can all be influenced via control over NW dimensions, crystallographic orientation, stoichiometry, surface passivation, doping, etc.
The bulk of the NW literature is centered around materials grown NWs, which fall into two classes. Many types of metal and semimetal NWs can be prepared by electrochemically depositing Nano Res (2008) 1: 9 21
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the NW materials into the vertically aligned pores of an anodically etched alumina film [1] . Most semiconductor NWs [2] are produced using the vapor-liquid-solid (VLS) growth method that has been generalized and expanded to a host of semiconductor materials by Lieber's group [10] . VLS NWs require a metal nanoparticle to seed NW growth, and NWs are often prepared as a powder or as a surfacesupported film. While some parameters, such as the concentration of dopants or the NW length, are difficult to control, novel core-shell [11, 12] or branched [13] NW materials, can be prepared. Both the alumina templated and the VLS-synthesized NWs can be prepared with an alternating and controllable stoichiometry along the long axis of the NW [10] . Most of these NWs are investigated for their electronic (or optoelectronic) properties [14] . As a general rule, these NWs need to be organized into the desired device setting, and that still remains a challenge, although signifi cant progress has been made [15 17 ] .
This article summarizes our work towards harnessing a third class of NWs for electronics applications. Our NWs are not produced by materials growth methods, but instead are patterned using superlattice nanowire pattern transfer, or SNAP. SNAP can be readily harnessed towards the production of metal, insulator, semiconductor, or superconductor NWs, and so is a very general method. It also avoids the difficulties of translating nanowires powders or dispersions into ordered arrangements, since SNAP NWs are intrinsically prepared as a long, aligned NW array with ~1 nm control obtainable over the NW width and the pitch of the array of NWs. A key advance that we review here involves the development of methods for achieving control over the NW doping levels and the spatial distribution of those dopants, all without damaging the NWs. Such control directly leads to high performance NWs for many fundamental and applied tasks, including field-effect transistor (FET) based logic. An energy efficient approach to FET logic is that of complementary symmetry (CS) logic. CS logic requires a large number of transistors; each p-FET, for example, is balanced by an n-FET within the circuit. The simplest CS logic circuit is an inverter, or NOT gate, which contains a both a p-FET and an n-FET. While this adds significant fabrication complexity, it also lends significant energy effi ciency to CS logic circuits, since the source voltage is always isolated from ground by at least one off-state FET. Patterned and controllable doping procedures make it possible to produce CS logic devices within a single SNAP NW array. CS logic also requires a general solution for Ohmic contacts to both p-and n-FETs. To this end, we discuss a novel patterning technique for forming single crystalline two-dimensional structures within a SNAP NW array that permits the establishment of good and reliable electrical contacts to all types of NWs. In addition to CS logic, this method also opens up opportunities in the areas of quasi-1-D superconducting NWs and high performance thermoelectric NW materials [18, 19] . For CS logic, these advances are all integrated together to produce reasonably complex logic circuits in high yield, including an XOR gate that involves 6 p-type fi eld effect transistor (FETs) and 6 n-FETs.
This review is arranged as follows. We first review the SNAP method, and then we summarize our efforts to establish the appropriate doping and nanofabrication methodologies to achieve high quality and controllable Si NW conductivity characteristics. We then discuss work towards achieving high performance FETs from our ultra-high density NW arrays [20] . Toward the end of this section, we present our explorations of new applications, such as nanowire-based sensors, that are enabled by the advances in FET optimizations. We then discuss spatially controlled doping for the production of CS logic [21] . Much of this effort has centered around trying to identify robust and general methods for establishing Ohmic contacts to both p-and n-type Si NWs [22] . While the performance of CS inverters largely provides the metrics for this work, we also discuss our extension of this work to produce more complex CS logic structures, including staged logic that requires full signal restoration of the output voltages [23] .
Superlattice nanowire pattern transfer method
Superlattice nanowire pattern transfer (SNAP) translates the atomic control achievable over the individual layer thicknesses within an molecular beam epitaxy (MBE)-grown GaAs/Al x Ga (1-x) As superlattice into a similar level of control over NW width and spacing. It can be utilized to produce highly aligned, high-aspect ratio arrays of metal, insulator, or semiconductor NWs. The only major requirement is that a high quality thin fi lm, from the NWs are to be patterned, must first be obtained. Arrays containing up to 1400 metal or Si NWs have been prepared. Each NW can be as long as a few millimeters. Semiconductor and metal NW widths as small as 7 nm have been demonstrated, respectively. The NW pitch can be controlled with equal precision, and full-pitch values as small as 13 nm have been demonstrated.
A brief description of the SNAP method for producing Si NW arrays is shown in Fig. 1 , and described here. All steps are carried out within Class 1000 or Class 100 clean room environments. For different NW types, the silicon-on-insulator (SOI) substrate is replaced with a different thin fi lm. A superlattice consisting of up to 2800 layers (800 layers is typical) of alternating GaAs and Al x Ga (1-x) As thin films was custom-ordered (IQE, Ltd. Cardiff, UK). A thin (~2 mm wide) strip is cleaved from the wafer, and this trip is, in turn, diced into 2 3 mm long pieces. If the cleaved edges of these pieces do not appear perfectly flat by optical microscopy investigation, they should be discarded. Each piece is immersed in NH 3 /H 2 O 2 /H 2 O (1:20:750 v/v) for a few seconds to selectively etch the Al x Ga (1-x) As regions ( Fig.1(b) ). The resulting edge of the superlattice consists of ~50 100 nm high GaAs ridges separated by Al x Ga (1-x) As recessions. Pt metal is deposited using e-beam evaporation onto the edge of the GaAs ridges ( Fig. 1(c) ), with the edge of the superlattice held at a 45° angle to the incident flux of Pt atoms. The Ptcoated superlattice edge is then brought into contact with the doped Si epilayer of the SOI substrate ( Fig. 1(d) ). Just prior to this step, the epilayer is a b c d g f Figure 1 The SNAP process, shown here for making Si NWs: (a) A small piece of wafer containing a GaAs/Al x Ga 1-x As superlattice is cleaved, and the exposed superlattice edge is differentially wet etched; (b) to produce a series of grooves and ridges, shown here is an SEM image; (c) Metal (typically Pt) is evaporated on to that edge at an angle using a well-colliminated electron-beam deposition system; (d) The metalcoated edge of the superlattice chip is dropped onto a PMMA/epoxy (20 nm) coated SOI wafer so that the metal-coated superlattice ridges are in contact with the silicon epilayers; (e) The superlattice chip is removed using a wet etch, leaving an array of metal NWs behind; (f) These nanowires serve as a mask for a directional reactive ion etching; (g) An SEM micrograph of a section of SNAP Si NW array, patterned with an NW width of 7 nm wide and at a pitch of 13 Fig.  1(e) ). These Pt NWs serve as masks for a reactive ion etch (RIE) process to produce aligned, single crystal Si NWs (Fig. 1(e) ). The Pt NWs are removed using aqua regia to produce an array Si NWs ( Fig. 1(f) ) with a width and pitch that is defi ned by the initial GaAs/Al x Ga (1-x) As superlattice structure, and with a doping and crystal orientation that is inherited from the Si epilayer of the SOI substrate.
After Si NW formation, the substrate is cleaned in Piranha (H 2 SO 4 :H 2 O 2 =4:1) and ALEG (Mallinckrodt Baker, Phillipsburg, NJ) solution to remove contaminants introduced during processing. It is fi nally treated with an O 2 plasma (20 W, 15 m · Torr, 2 min) to complete the cleaning process.
Achieving bulk-like conductivity characteristics from Si NWs
The ultimate test of the quality of an NW is based upon its electronic properties. For SNAP NWs, those electronic characteristics are inherited from the substrate thin film from which the NWs are made, but are often degraded by the various processing steps of the SNAP method. Furthermore, the highsurface-to-volume ratio of the NWs can also have a detrimental influence. In our initial report of the SNAP method [24] , the electrical characteristics of poly-Si wires were measured to be significantly inferior to those of the starting thin films. Thus, we investigated the various parameters that could degrade these electrical characteristics.
Results for a number of SNAP NW arrays prepared using various doping methods and from different starting silicon-on-insulator (SOI) substrates are presented as histograms in Fig. 2 [25] . Several materials and device processing steps can degrade the electrical characteristics of SNAP NWs, but the manner in which the starting substrate is doped is perhaps the most influential such parameter. Ion implantation doping, which is the industry standard, can be harnessed to produce excellent conducting SNAP or electron-beam lithography (EBL) defined Si NWs, as long as the NW widths are > 40 50 nm. However, ion implantation apparently leaves defects, and for thinner NWs, those defects can reduce the conductivity by 10 3 or more (green histogram, Fig. 2 ).
Diffusion-based doping (using below-described spin-on-dopants) is a gentler process. In addition, industry standard 8" SOI wafers are superior to 4" SOI wafers for Si(100) epilayers, and bonded Si 111 films perform even better. Those 111 bonded films are generally custom-made, and so are not particularly useful for the batch fabrication of devices. Nevertheless, their excellent electrical characteristics prompted us to measure charge carrier mobilities for very thin (10 20 nm) 111 bonded fi lms. When the native oxide is removed from the top surface of those fi lms and they are methylated (which passivates every atop Si atom on an unreconstructed Si(111) surface with a methyl group [26, 27] ) bulklike mobilities are observed [28] . For the smoothest of those films, surface scattering of charge carries Figure 2 Histograms that chart the infl uence of device processing and substrate choice on the conductivity of 12-nm wide SNAP Si NWs. The figure of merit, R measured /R calculated , is based upon the calculated resistivity of the NW assuming it exhibited bulk-like conductivity characteristics (measured for all starting substrates). Ion implantation (green histogram) severely degrades the electronic properties of the NWs-an effect that is only noticeable for NW widths < 50 nm. For all other histograms, the substrates (and thus the NWs) were doped using thermal diffusion of spin-on-dopants. 8" silicon-on-insulator wafers (the industry standard) are clearly superior to the 4" wafers, and 111 bonded Si wafers (not a standard material) apparently exhibit the best performance, although these particular NWs were 15 nm wide p-type bonded 111 SOI 8" p-type simox 100 SOI 4" p-type simox 100 SOI 4" n-type simox 100 SOI (ion implantation) Number of wires does not appear to play an important role, even at relatively low doping.
Silicon nanowire fi eld effect transistors
For VLS-grown Si NWs, fi eld effect transistors (FETs) with high mobilities and low subthreshold swings have been reported by the Lieber group [29, 30] . A key towards achieving the excellent conductivity results described above was the use of spin-ondopants (SOD). SODs, which are thermally diffused into the Si epilayers of the SOI substrate prior to the SNAP process, are a class of dopants that have also found uses in devices such as thin fi lm transistors [31, 32] . We optimized SOD for the production of SNAP Si NW FETs.
As-made devices can be characterized by large variations in on-current and on/off switching amplitudes, suggesting the possible presence of defects. Defects can damage performance by acting as scattering centers that reduce carrier mobilities (leading to lower transconductance and lower oncurrent values). They can also serve as charge traps that degrade gating efficiency (poorer on/off ratios and large subthreshold swings) [33] . For p-FETs, the device performance could be signifi cantly improved through a forming gas (5% H 2 in N 2 ) anneal at 475 °C for 5 min [34] . For these p-FETs, we fi nd high carrier mobilities, high on-current, excellent on/off ratios, and a low subthreshold swing of hole carriers (Fig. 3) . These results indicated that these p-FETs have low numbers of defects, and at least reasonably well passivated surfaces.
The observed improvement of the Si NW FETs following the anneal step can originate from the removal of surface and/or Si/SiO 2 interfacial states, or through the formation of a semiconductor/metal alloy at the S and D contacts. It is well known that a forming gas anneal can reduce defects in Si MOSFETs. During annealing, Si/SiO 2 interface dangling bonds are terminated by H 2 in forming gas and charge traps diffuse out, directly leading to increased on-current and improved on/off ratios. The effect of producing a metal/semiconductor alloy at the NW/contact interface would be a decreased Schottky barrier height, manifested as an improved on-current. This is unlikely, however, to significantly reduce offcurrent. We noticed that similar device performance enhancements (i.e., higher on-current and higher on/off ratios) could be obtained by carrying out the forming gas anneal of the SNAP Si NWs prior to metal contact deposition. Therefore, we suggest that the charge trap removal plays the most important role. The current through our devices (at low V DS ) varied linearly with NW length, as was previously reported for heavily doped SNAP NWs [35] .
SNAP NW FETs were characterized using either the top (deposited) In comparison with bottom-gated devices, the off-current of top-gated devices is greatly decreased, increasing the on/off ratios by more than one order of magnitude. This originates not only from an improved gating efficiency through the thin Al 2 O 3 dielectric, but also from the diffusion-based SOD doping process. The distribution of dopants through the thickness of the NWs follows the 1-D diffusion model [33 35] . Therefore, most carriers reside near the top surface of the NWs, making a gate modulation from the top more effective. Once the device has a top gate, the bottom gate modulation is weak compared with the top gate. Using the I DS V GS plot at different V DS , we extracted the hole mobilities ~100 cm 2 /(V·s) from the square law, comparable to bulk Si values and those reported on Si NWs, as well [20, 29] . For many reported high-performance NW or nanotube (NT) FETs [36, 37] , the gate electrode surrounds the sides and the top of the NW or NT, forming a 'multigate' structure. Such a gate can improve the performance of the FETs, but it is impractical for very narrow pitch NW arrays, since the deposited gate materials do [9] . This sensitivity, which is far greater than the sensitivity observed for NW protein sensors in 0.15 mol/L electrolyte, arises because the DNA hybridization events occur at top surface of the NWs where most of the charge carriers reside. We have also demonstrated that the performance of these NW FETs (and NW chemical sensors) can be maintained even after the NWs are transferred onto biocompatible plastic substrates (Fig. 3(b) ) [38] , similar to what has been observed for VLS NW FETs that are assembled onto plastic substrates [39] .
Toward power effi cient, complementary symmetry NW logic
For increasingly dense circuit integration, minimization of static power consumption is critical [40] . With respect to power consumption, logic architectures vary widely. A p-FET, for instance, can be connected Figure 3 Si NW p-FETs, fabricated from SNAP NW arrays, exhibit excellent performance on various substrates. At top are schematic drawing of the active area of a Si NW FET fabricated from and supported by an SOI wafer (a) and after transfer to a plastic substrate (b). The electrodes are labeled. The graphs refl ect the drain current (I DS ) vs top-gate voltages (VGS). For the SOI device, responses are shown at different bottom gate potentials (V BG ). For the plastic device, the response to the back gate (red trace) is shown. For either device, once the top-gate has been deposited, bottom gate modulation is limited and the device is dominated by the top gate. The Si NW-on plastic FET contains a larger NW array than does the Si-wafer supported FET, and so the current magnitudes through this device are larger. However, the on/off ratios for both devices are similar. For the plastic device, the inset plot shows I DS vs V DS curves , with the blue, red, green, orange, purple and grey (overlapped by purple) curves corresponding to VGS = 5, 4, 3, 2, 1, and 0 V, respectively, applied to the top-gate electrode a b 
to a resistor for signal inversion to produce a NOT gate. FET/resistor logic, however, is energy inefficient the resistor is dissipative, and the accompanying heat load limits the number of devices that can be packed per unit area. Moreover, such designs do not yield full signal restoration, making it impossible to cascade logic signals through multiple stages an obvious prerequisite for virtually any type of integrated logic [40] . By replacing the resistor in the above design with an n-FET, one can easily block the direct current pathway from power supply to ground whether the input is high or low, hence greatly reduce the static power consumption.
In addition, such a CS design has the potential to exhibit gain and fully restore the output logic voltage level to the input level. Gain implies that the output changes faster than the input. Depending on the quality of the FETs employed, CS logic circuit density can be boosted by orders of magnitude relative to FET/resistor logic, even though CS logic introduces additional fabrication complexity. This design concept has motivated researchers to fabricate complementary NW devices, including p-type Si/ n-type Si or GaN heterojunctions for diode logic [41, 42] , or carbon nanotube (CNT)-based inverters [43, 44] . Nevertheless these systems are limited by both the stochastic chemical nature of the NW formation and doping and by the very challenging issues involving the assembly of devices into even the most basic circuits [41, 43, 45, 46] . CS logic is relatively straightforward using SNAP NW arrays largely because these NWs inherit their doping profi les from the Si epilayers from which they are formed. Therefore, we can achieve CS doping within a single NW array by predefi ning the doping patterns within the Si epilayers substrate. The process is illustrated in Fig. 4 . Two key advancements are developed here. First, spin-on-glass (SOG) is utilized as a dopants diffusion barrier to define the doping patterns. Second, Si alignment markers guided the placement of individual p-and n-doping windows and the SNAP NW array mask. The first step of patterned doping was to identify appropriate conditions for both types of dopants, so that a desired doping level can be produced. We tested eight different SODs and chose BoronA (Filmtronics, Inc.) for p-type and Phosphorousilicate (Emulsitone, Inc.) for n-type, as they provided symmetrical doping results under controllable experimental conditions. The doping conditions and associated results are shown in Fig. 4(b) , which also serves as a look-up table for doping condition selections. The doping level was calculated through 4-probe resistivity measurements. Then the film was etched layer by layer in the RIE chamber, <1 Å for each etching step; doping levels were measured after each etching step, and plotted vs the depth as measured by ellipsometer. Detailed procedures can be found in Ref. [21] . Unlike commonly used metal marks, evaporated Si ones do not contaminate the vicinity areas on the SOI substrate at high temperatures required for dopants diffusion, therefore was chosen to yield good alignment of the complementary doping patterns. The SNAP process was then conducted on the SOI substrate with predefined doping profiles; care was taken to align the superlattice edges so that the resulting NW arrays contained both p-and n-type NWs. The contrast between these differently doped NWs under electron beam, due to workfunction difference, is manifested in the SEM graph (Fig. 4(c) ).
Our fi rst demonstration of CS logic was to take advantage of the patterned doping methods to construct NOT gates by making p-and n-type NW FETs within the same SNAP array, and then connecting those FETs via metal routing bars after the NWs were already engraved into the SOI substrate [21] . Ti fi lms evaporated in a UHV chamber through electron beam heating were used for p-and n-FETs, both for the contacts and the gate. Such a simple metallization approach worked well for the fi rst generation devices as the contacts were dominated by surface states on the NWs and gate dielectrics, hence they were insensitive to the workfunctions of contacting metals [21] . Each gate involves one p-and one n-FET. The p-FETs were optimized as described above. Figure 5(a) shows typical performance of our first generation NOT gates, with reasonable switching performance and a gain of ~5. However, the output is not fully restored to the input level, and the gain is insuffi cient for high speed logic applications. The weakest link in these 1st generation NOT gates was the n-FET, which was not optimized.
The optimization of n-FETs for various NWs, including Si, Ge, and other compound semiconductors, has proven challenging [47 49] . The reasons are related to the relatively low work function, hence high chemical reactivity, of n-type semiconductors. Exposure to ambient air leads to H 2 O and O 2 adsorption, which subsequently react with surface atoms, potentially forming mid-gap states [50] . Reliable electrical contacts are difficult to form when the nature of contact is dominated by Fermi level pinning. The challenge is further complicated within the context of CS logic designs, since experimental protocols that work well in optimizing p-FETs can degrade the performance of n-FETs. Our 2nd generation NOT gates involved new concepts for establishing NW contacts and NW-to-NW signal routing lines.
Conventional MOSFET designs utilize metal pads on top of heavily doped semiconductors. These leads to little or no Schottky barrier, and thus Ohmic contacts. It also leaves the active channel regions lightly doped for excellent on/off switching [33] . To emulate part of this approach, we took advantage of the unique doping profile in the SOD-doped SNAP NWs: most dopants reside on the top surface and the dopants concentration decays exponentially through the thickness of the NWs. We formed SNAP NWs that were heavily doped (~10 19 cm 3 ). Metal contacts were formed to contact the top surface of the source and drain ends of the NWs. The high doping levels ensured Ohmic contacts. The devices were then brought into an RIE chamber and subjected to gentle directional CF 4 plasma etching. The contact regions were protected by metal pads and so remained heavily doped, whereas the top layers in the channel regions were removed to yield a much lower channel doping level. This plasma etching process also introduces undesirable surface states, which can be fixed by a 475 °C forming gas anneal. Taken as a whole, a heterogeneous doping profi le that is ideal for FETs operations is created using simple procedures. More importantly, this method works extremely well for both p-and n-FETs. In addition, we note that for complementary symmetry logic, the best matched performance of n-and p-FETs was achieved through the use of Pt gate electrodes on n-FETs and Ti gate electrodes on p-FETs. The second advance that enabled higher performing NW CS logic gates involved fi nding patterning methods that could build two-dimensional complexity into the one-dimensional SNAP NW array, i.e., functional components of NWs in one dimension and routing and supporting structures in the other. Accomplishing this, which would be nearly impossible for materials grown NWs, turned out to be fairly straightforward. Electron beam lithography (EBL) was utilized to write patterns into the SNAP NW array after Pt NWs were deposited onto the SOI substrate, but before those Pt NW arrays were translated into Si NW arrays via etching. In this way, the pattern of the Pt SNAP NW array, as well as the EBL pattern, could both be simultaneously translated into the Si epilayer. This method was combined with the above-described technique for establishing ohmic contacts [23] . The result was not only improved NOT-gate performance (Fig. 5(b) ) (improved gain and full signal restoration), but also a general method for patterning complex NW-based logic circuits. In addition, the technique of making monolithic structures containing both NWs and submicron sized routing wires and contact pads, is generally applicable to other materials, including metals that serve as models for quasi-1-D superconductors [51] , as well as high-T c superconducting materials [52] . For superconductors in particular, contact issues are always a concern because of proximity effects that can arise when a superconducting material is in contact with a normal state material.
The parameter space for further optimizing CS NW logic circuits is too vast to experimentally explore, and so we turned to computer simulations (in silico methods) for guidance [23, 53] . For those simulations, we established, based upon experimental measurements, look-up table models for both our n-and p-FETs. These tables included current-voltage, capacitance-voltage, and conductance voltage data sets. Once the simulators accurately reproduced the performance of our FETs, then we could rapidly explore extensive parameter space for improving our CS logic circuits. In particular, we focused on fi nding approaches to better match the performance of our n-FETs and p-FETs to each other in terms of both their threshold voltages, and their on and off currents. The simulations suggested that by adjusting the device architecture (using narrower n-FETs to reduce their relative current levels), and using different work function gate electrode materials for the n-and p-type FETs could dramatically improve NOT gate performance. We then experimentally demonstrated such improvements (Fig. 5(c) ). These 3rd generation NOT gates not only exhibited full signal restoration, but also very high gain (approaching 50 for some NOT gates).
Enabled applications
The capabilities to reliably make ultra-high density NW arrays, and then to both control and organize their electrical properties to meet specifi c architecture needs, opens up a host of applications. Some compelling examples can be found in our recent publications on binary-tree NW demultiplexing architectures [35] , ultra-high density, large-scale molecular electronic memory circuits [54] , biomolecular [9] and chemical sensors [38] , high performance Si NW thermoelectric materials [18] , and superconducting NWs [51] . Relevant to the context of this review article, we focus our discussion on CS logic gates that significant expand upon the concepts described above for NOT gates. Perhaps the most complex 2-input Boolean logic gate is the XOR gate (Fig. 6) . For CS logic, this Nano Res (2008) 1: 9 21
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gate is composed of 12 FETs (6 p-and 6 n-FETs), and requires multiple stages of logic, meaning that signal restoration from one stage is absolutely required to drive the next stage. Thus, the XOR gate provides a very demanding test-bed for illustrating the robustness of the concepts illustrated above for the NOT gates.
XOR gate outputs a logic "1" when one and only one of the inputs is a logic "1". A 2-bit full-adder, for example, involves an XOR gate to sum the two binary numbers and an AND gate to calculate the carry. The AND and OR gates can be approximated by linear functions and, in fact, AND and OR gates can be generated by linear circuit elements using an approach known as resistor or diode logic [55] . In other words, as the input logic values increase from 00 to 01 to 10 to 11, the output varies from high to low, or from low to high. For an XOR gate, as the input logic value increases, the output varies from low to high and then back to low i.e., the XOR gate is intrinsically a nonlinear function. This is the reason that the CS XOR gate requires 6 p-FETs and 6 n-FETs. Two inverters are first utilized to create complementary inputs A and B from inputs A and B. All four of these logic values are then utilized to drive a circuit of 8 FETs, with each input utilized to drive a p-FET and an n-FET. The detailed equivalent circuit, along with an SEM picture of an XOR gate are shown in Fig. 6 . The interconnects between different stages (such inverters to produce A and B) are not seen in the view field. When all 12 FETs operate consistently, a functional XOR gate is achieved with the appropriate truth table that exhibits full signal restoration.
We tested 15 XOR gates and found 5 of them worked appropriately. If a single NW FET performed poorly within an XOR gate, the XOR gate would fail, and we assume that this is the dominant failure mode. There were 180 FETs tested in the 15 XOR gates, and the 33% yield in XOR gates implies an approximately 93% yield in working FETs. It is worth noting that the requirement that the NW FET fall into the operational range of these CS logic gates is a very stringent one. A likely failure mechanism may originate from the poor gate dielectric, which was electron-beam evaporated Al 2 O 3 . If that dielectric were replaced with a more reliable material and reliable deposition method, such as high-materials deposited by atomic layer deposition (ALD) [56] , we would expect not only an improved yield but signifi cantly better CS logic gate performance.
Conclusions
The SNAP method has been refi ned to allow for quite sophisticated demonstrates of NW-based memory and logic circuits, with device densities that are well-beyond what can be achieved using alternative techniques. However, we have only begun to explore the applications of the SNAP method towards producing NWs of materials other than Si, and there is surely a rich area of physics and materials science to be explored there. In addition, while the materials 
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grown nanowires are difficult to assemble into organized structures, they do provide the opportunity for mixing and matching various types and classes of NWs. Coupling the precision of the SNAP technique with the unique characteristics of materials grown nanowires and nanoparticles also provides interesting avenues for future exploration with applications that can range from energy harvesting to optoelectronics, and may others.
